Operation, Compare, Branch VLIW Processor

INTRODUCTION
A VLIW processor is provided with an architecture, which includes fetching and executing circuitry, that when combined with operation, compare, branch (OCB) instructions realizes no processing branch penalties. The OCB instructions are provided with two direct branch fields or with two indirect branch fields.

CONCEPT
The technology eliminates branch penalties from pipeline microprocessors, therefore improving digital signal processing capabilities. The performance of all current pipeline microprocessors is limited by branch (or jump) instructions. The execution asymmetry of a branch (or jump) instruction can cause a stall in the microprocessor’s pipeline. When a branch is taken, the next instruction is not in the execution pipeline and a pipeline stall or branch penalty occurs.

INVENTION OVERVIEW
• Improved digital signal processing performance in applications where there are a large number of complex decision and comparison.
• U.S. Patent Number: 7,818,552 B2
• Application Number: 11/960,932
• Date of Patent: 19 Oct 2010

POTENTIAL MARKET
• Microprocessors and computer hardware industries

DOING BUSINESS WITH AMRDEC
AMRDEC is a leader in partnering with domestic firms. Successfully developed and implemented innovative tools to ease the technology transfer process such as:
• Patent License Agreements
• Cooperative Research and Development Agreements
• Test Services Agreements

CONTACT INFORMATION
If you would like more information about this technology or about AMRDEC’s technology program, contact:

U.S. Army Aviation and Missile Research, Development, and Engineering Center
ATTN: RDMR-CST
Office of Research and Technology Applications
5400 Fowler Road
Redstone Arsenal, AL 35898

Phone: 256-876-8743 or 256-313-0895
E-mail: ORTA@amrdec.army.mil